View 74LVTH646_68530.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

74LVTH646 Low Voltage Octal Transceiver/Register with 3-STATE Outputs
November 1999 Revised May 2000
74LVTH646 Low Voltage Octal Transceiver/Register with 3-STATE Outputs
General Description
The LVTH646 consists of registered bus transceiver circuits, D-type flip-flops, and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOW-toHIGH transition of the appropriate clock pin (CPAB or CPBA). (See Functional Description) The LVTH646 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs. The bus transceivers are designed for low-voltage (3.3V) VCC applications, but with the capability to provide a TTL interface to a 5V environment. The LVTH646 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.
Features
s Input and output interface capability to systems at 5V VCC s Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs s Live insertion/extraction permitted s Power Up/Down high impedance provides glitch-free bus loading s Outputs source/sink -32 mA/+64 mA s Functionally compatible with the 74 series 646 s Latch-up performance exceeds 500 mA
Ordering Code:
Order Number 74LVTH646WM 74LVTH646MTC Package Number M24B MTC24 Package Description 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide 24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Devices also available in Tape and Reel. Specify by appending letter suffix "X" to the ordering code.
Logic Symbols
IEEE/IEC
(c) 2000 Fairchild Semiconductor Corporation
DS012017
www.fairchildsemi.com
74LVTH646
Connection Diagram
Pin Descriptions
Pin Names A0-A7 Description Data Register A Inputs Data Register A Outputs B0-B7 Data Register B Inputs Data Register B Outputs CPAB, CPBA SAB, SBA OE DIR Clock Pulse Inputs Transmit/Receive Inputs Output Enable Input Direction Control Input
Truth Table
(Note 1) Inputs OE H H H L L L L L L L L DIR X X X H H H H L L L L CPAB H or L X X CPBA H or L SAB X X X L L H H X X X X SBA X X X X X X X L L H H
X = Immaterial
Data I/O A0-A7 Input B0-B7 Isolation Input Clock An Data into A Register Clock Bn Data into B Register An to Bn--Real Time (Transparent Mode) Input Output Clock An Data into A Register A Register to Bn (Stored Mode) Clock An Data into A Register and Output to Bn Bn to An--Real Time (Transparent Mode) Output Input Clock Bn Data into B Register B Register to An (Stored Mode) Clock Bn Data into B Register and Output to An
= LOW-to-HIGH Transition
Function

X X X X
X X X X X
H or L
H or L
H = HIGH Voltage Level
L = LOW Voltage Level

X
Note 1: The data output functions may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
74LVTH646
Functional Description
In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both. The select (SAB, SBA) controls can multiplex stored and real-time. The examples below demonstrate the four fundamental busmanagement functions that can be performed. The direction control (DIR) determines which bus will receive data when OE is LOW. In the isolation mode (OE HIGH), A data may be stored in one register and/or B data may be stored in the other register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two busses, A or B, may be driven at a time.
Real-Time Transfer Bus B to Bus A
Real-Time Transfer Bus B to Bus A
OE L
DIR L
CPAB CPBA SAB SBA X X X L
OE L
DIR H
CPAB CPBA SAB SBA X Storage X L X
Transfer Storage Data to A or B
OE OE L L DIR L H CPAB CPBA SAB SBA X H or L H or L X X H H X L L H H
DIR H L X X
CPAB CPBA SAB SBA

X X X X
L X X X
X L X X
3
www.fairchildsemi.com
74LVTH646
Absolute Maximum Ratings(Note 2)
Symbol VCC VI VO IIK IOK IO ICC IGND TSTG Parameter Supply Voltage DC Input Voltage DC Output Voltage DC Input Diode Current DC Output Diode Current DC Output Current DC Supply Current per Supply Pin DC Ground Current per Ground Pin Storage Temperature Value -0.5 to +4.6 -0.5 to +7.0 -0.5 to +7.0 -0.5 to +7.0 -50 -50 64 128 64 128 -65 to +150 Output in 3-STATE Output in HIGH or LOW State (Note 3) VI < GND VO < GND VO > VCC VO > VCC Output at HIGH State Output at LOW State Conditions Units V V V V mA mA mA mA mA C
Recommended Operating Conditions
Symbol VCC VI IOH IOL TA t/V Supply Voltage Input Voltage HIGH Level Output Current LOW Level Output Current Free-Air Operating Temperature Input Edge Rate, VIN = 0.8V-2.0V, VCC = 3.0V -40 0 Parameter Min 2.7 0 Max 3.6 5.5 -32 64 85 10 Units V V mA C ns/V
Note 2: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 3: IO Absolute Maximum Rating must be observed.
www.fairchildsemi.com
4
74LVTH646
DC Electrical Characteristics
Symbol VIK VIH VIL VOH Parameter Input Clamp Diode Voltage Input HIGH Voltage Input LOW Voltage Output HIGH Voltage VCC (V) 2.7 2.7-3.6 2.7-3.6 2.7-3.6 2.7 3.0 VOL Output LOW Voltage 2.7 2.7 3.0 3.0 3.0 II(HOLD) II(OD) II Bushold Input Minimum Drive Bushold Input Over-Drive Current to Change State Input Current Control Pins Data Pins IOFF IPU/PD IOZL IOZH IOZH+ ICCH ICCL ICCZ ICCZ+ ICC Power Off Leakage Current Power up/down 3-STATE Output Current 3-STATE Output Leakage Current 3-STATE Output Leakage Current 3-STATE Output Leakage Current Power Supply Current Power Supply Current Power Supply Current Power Supply Current Increase in Power Supply Current (Note 6)
Note 4: An external driver must source at least the specified current to switch from LOW-to-HIGH. Note 5: An external driver must sink at least the specified current to switch from HIGH-to-LOW. Note 6: This is the increase in supply current for each input that is at the specified voltage level rather than VCC or GND.
TA =-40C to +85C Min 2.0 0.8 VCC - 0.2 2.4 2.0 0.2 0.5 0.4 0.5 0.55 75 -75 500 -500 10 1 -5 1 100 100 -5 5 10 0.19 5 0.19 0.19 0.2 Max -1.2
Units V V V V V V V V V V A A A A A A A A A A A A A mA mA mA mA mA
Conditions II = -18 mA VO 0.1V or VO VCC - 0.1V IOH = -100 A IOH = -8 mA IOH = -32 mA IOL = 100 A IOL = 24 mA IOL = 16 mA IOL = 32 mA IOL = 64 mA VI = 0.8V VI = 2.0V (Note 4) (Note 5) VI = 5.5V VI = 0V or VCC VI = 0V VI = VCC 0V VI or VO 5.5V VO = 0.5V to 3.0V VI = GND or VCC VO = 0.0V VO = 3.6V VCC < V O 5.5V Outputs HIGH Outputs LOW Outputs Disabled VCC V O 5.5V Outputs Disabled One Input at VCC - 0.6V Other Inputs at VCC or GND
3.0 3.0 3.6 3.6 3.6 0 0-1.5V 3.6 3.6 3.6 3.6 3.6 3.6 3.6 3.6
Dynamic Switching Characteristics
Symbol VOLP VOLV Parameter Quiet Output Maximum Dynamic VOL Quiet Output Minimum Dynamic VOL VCC (V) 3.3 3.3 Min
(Note 7)
TA = 25C Typ 0.8 -0.8 Max Conditions Units V V CL = 50 pF, RL = 500 (Note 8) (Note 8)
Note 7: Characterized in SOIC package. Guaranteed parameter, but not tested. Note 8: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.
5
www.fairchildsemi.com
74LVTH646
AC Electrical Characteristics
TA = -40C to +85C Symbol Parameter CL = 50 pF, RL = 500 VCC = 3.3V 0.3V Min fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ tPZH tPZL tPHZ tPLZ tW tS tH tOSHL tOSLH Maximum Clock Frequency Propagation Delay Data to Output Clock to A or B Propagation Delay Data to Output Data to A or B Propagation Delay Data to Output SBA or SAB to A or B Output Enable Time OE to A or B Output Disable Time OE to A or B Output Enable Time DIR to A or B Output Disable Time DIR to A or B Pulse Duration Setup Time Hold Time Output to Output Skew (Note 9) Clock HIGH or LOW A or B Before Clock, Data HIGH A or B Before Clock, Data LOW A or B after Clock 150 1.8 1.8 1.3 1.3 1.5 1.5 1.1 1.1 1.9 1.6 1.3 1.3 1.5 1.5 3.3 1.2 1.6 0.8 1.0 1.0 5.7 5.0 4.6 4.6 5.5 5.5 5.7 6.3 5.7 5.5 6.1 6.7 6.2 5.6 Max VCC = 2.7V Min 150 1.8 1.8 1.3 1.3 1.5 1.5 1.1 1.1 2.3 2.3 1.3 1.3 1.5 1.5 3.3 1.5 2.2 0.8 1.0 1.0 6.3 5.6 5.0 5.3 6.5 6.3 6.8 7.3 6.1 5.9 6.7 7.7 7.1 6.3 Max MHz ns ns ns ns ns ns ns ns ns ns ns Units
Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH).
Capacitance
Symbol CIN CI/O
(Note 10)
Parameter Conditions VCC = 0V, VI = 0V or VCC VCC = 3.0V, VO = 0V or VCC Typical 4 8 Units pF pF
Input Capacitance Input/Output Capacitance
Note 10: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883B, Method 3012.
www.fairchildsemi.com
6
74LVTH646
Physical Dimensions inches (millimeters) unless otherwise noted
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M24B
7
www.fairchildsemi.com
74LVTH646 Low Voltage Octal Transceiver/Register with 3-STATE Outputs
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC24
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 8 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com

▲Up To Search▲

Price & Availability of 74LVTH646

	To Download 74LVTH646 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .